PRAM consistency

PRAM consistency (pipelined random access memory) also known as FIFO Consistency model

All Process (computing) see Computer storage writes from one process in the order they were issued from the process. Writes from different processes may be seen in a different order on different processes. Only the write order needs to be consistent, thus the name pipelined .